CLAIMS

	We claim:
1	1. A CIS scanning circuit comprising:
2	an inverter,
3	at least one photodiode detector serving as a scanning light sensing element,
4	an integration capacitor,
5	an AC coupling mechanism, and
6	video output means comprising at least one output source follower circuit; wherein
7	said inverter is a low-power, high-gain, single-stage inverter that serves as an
8	integration amplifier to clamp said light sensing element at a fixed bias voltage,
9	said integration capacitor has a capacitance value that is much smaller than an
10	effective capacitance of said photodiode detector, said integration capacitor being used
11	to provide a pixel gain, and
12	said AC coupling mechanism stores and cancels reset noise of said integration
13	capacitor, thereby allowing the implementation of a high sensitivity sensor with minimum
14	noise.
1	2. The CIS scanning circuit of claim 1 wherein:
2	said capacitance value of said integration capacitor is at least ten times smaller

3. The CIS scanning circuit of claim 1 wherein:

than said effective capacitance of said photodiode detector.

· 3

1

2	said circuit further comprises a cross-bar output structure to cancel an offset
3	voltage of each pixel introduced by a threshold variation of a pair of said output source
4	follower circuits.
1	4. The CIS scanning circuit of claim 1 wherein:
2	said photodiode detector is an n-p junction photodiode.
1	5. The CIS scanning circuit of claim 1 wherein:
2	said photodiode detector is an p-n junction photodiode.
1	6. The CIS scanning circuit of claim 1 wherein:
2	said inverter comprises at least two transistors and at least one bias voltage, one
3	of said transistors functions as a current source, and remaining ones of said transistors
4	are cascode transistors to increase gain and to isolate input and output nodes.
1	7. The CIS scanning circuit of claim 1 wherein:
2	a loading capacitor is used to reduce a frequency bandwidth of said inverter to
3	reduce a thermal noise level.
1	8. The CIS scanning circuit of claim 1 wherein:
2	said video output means comprises a cross-bar circuit including at least three
3	transistors to reset hold capacitors of said scanning circuit and to eliminate a dark offset

4 of each pixel.

1

1

2

3

4

5

6

1

2

3

4

5

1

- 9. The CIS scanning circuit of claim 1 wherein:
- each pixel circuit of said scanning circuit receives input from two detectors,
 thereby providing a lowered resolution array with higher sensitivity and lower scanning
 time.
 - 10. The CIS scanning circuit of claim 1 wherein:
 - said scanning light sensing element is an interdigitated array structure comprising at least two linear arrays, said linear arrays being offset by one half pixel in an array direction and one line distance in a scanning direction, each said linear array having one half a desired resolution, said linear arrays being paired to achieve said desired resolution, thereby providing higher sensitivity and lower cost.
 - 11. The CIS scanning circuit of claim 10 wherein:
 - said linear arrays share output processing circuits, including a digital scanning register, IS and IR current sources, OS and OR common video lines, and follow-on differential amplifier stages, thereby providing smaller sensor chip size, lower power dissipation, and higher scanning speed.
 - 12. The CIS scanning circuit of claim 10 wherein:
- each pixel circuit of said scanning circuit receives input from at least two

- detectors, thereby providing a lowered resolution array with higher sensitivity and lower scanning time.
 - 13. The CIS scanning circuit of claim 10 wherein:

said scanning light sensing element comprises at least two linear arrays, each of said linear arrays being selectively disabled to provide multiple resolution settings for said scanning circuit.

- 14. A CIS scanning circuit comprising:
- 2 an inverter,

1

2

3

4

1

8

9

10

11

1

- at least one photodiode detector serving as a scanning light sensing element,
- 4 an integration capacitor,
- 5 an AC coupling mechanism, and
- 6 video output means comprising at least one output source follower circuit; wherein

7 said scanning light sensing element is an interdigitated array structure comprising

at least two linear arrays, said linear arrays being offset by one half pixel in an array

direction and one line distance in a scanning direction, each said linear array having one

half a desired resolution, said linear arrays being paired to achieve said desired

resolution, thereby providing higher sensitivity and lower cost.

- 15. The CIS scanning circuit of claim 14 wherein:
- 2 said linear arrays share output processing circuits, including a digital scanning

register, IS and IR current sources, OS and OR common video lines, and follow-on differential amplifier stages, thereby providing smaller sensor chip size, lower power dissipation, and higher scanning speed.

16. The CIS scanning circuit of claim 14 wherein:

each pixel circuit of said scanning circuit receives input from at least two detectors, thereby providing a lowered resolution array with higher sensitivity and lower scanning time.

17. The CIS scanning circuit of claim 14 wherein:

said scanning light sensing element comprises at least two linear arrays, each of said linear arrays being selectively disabled to provide multiple resolution settings for said scanning circuit.

18. The CIS scanning circuit of claim 14 wherein:

said inverter is a low-power, high-gain, single-stage inverter that serves as an integration amplifier to clamp said light sensing element at a fixed bias voltage,

said integration capacitor has a capacitance value that is much smaller than an effective capacitance of said photodiode detector, said integration capacitor being used to provide a pixel gain, and

said AC coupling mechanism stores and cancels reset noise of said integration capacitor, thereby allowing the implementation of a high sensitivity sensor with minimum

- 9 noise. 19. The CIS scanning circuit of claim 14 wherein: 1 said capacitance value of said integration capacitor is at least ten times smaller 2 3 than said effective capacitance of said photodiode detector. 20. The CIS scanning circuit of claim 14 wherein: 1 2 said circuit further comprises a cross-bar output structure to cancel an offset 3 voltage of each pixel introduced by a threshold variation of a pair of said output source 4 follower circuits. 1 21. The CIS scanning circuit of claim 14 wherein: 2 said photodiode detector is an n-p junction photodiode. 22. The CIS scanning circuit of claim 14 wherein: 1 2 said photodiode detector is an p-n junction photodiode. 1 23. The CIS scanning circuit of claim 14 wherein: 2 said inverter comprises at least two transistors and at least one bias voltage, one
 - said inverter comprises at least two transistors and at least one bias voltage, one of said transistors functions as a current source, and remaining ones of said transistors are cascode transistors to increase gain and to isolate input and output nodes.

3

4

24. The CIS scanning circuit of claim 14 wherein:

a loading capacitor is used to reduce a frequency bandwidth of said inverter to reduce a thermal noise level.

25. The CIS scanning circuit of claim 14 wherein:

said video output means comprises a cross-bar circuit including at least three transistors to reset hold capacitors of said scanning circuit and to eliminate a dark offset of each pixel.

26. A CIS scanning circuit sensing element comprising:

an interdigitated array structure comprising at least two linear arrays, said linear arrays being offset by one half pixel in an array direction and one line distance in a scanning direction, each said linear array having one half a desired resolution, said linear arrays being paired to achieve said desired resolution, thereby providing higher sensitivity and lower cost.

27. The CIS scanning circuit sensing element of claim 26 wherein:

said linear arrays share output processing circuits, including a digital scanning register, IS and IR current sources, OS and OR common video lines, and follow-on differential amplifier stages, thereby providing smaller sensor chip size, lower power dissipation, and higher scanning speed.

28. The CIS scanning circuit sensing element of claim 26 wherein:

each pixel circuit of said scanning circuit receives input from at least two detectors, thereby providing a lowered resolution array with higher sensitivity and lower scanning time.

29. The CIS scanning circuit sensing element of claim 26 wherein:

said scanning light sensing element comprises at least two linear arrays, each of said linear arrays being selectively disabled to provide multiple resolution settings for said scanning circuit.